




Fig. 60


Prior Art


Prior Art Fig. 7A Nwell Psub γ_j Psub





















Fig. 8B





























































Psug DN DN X








Fig 14A




Fig. 14B




Fig. 14 C

Fig. 14E





Fig 14D








Fig. 14 F

ţ



283


Fig. 146





Lox N WS

200

Fig, IHI










200 7,2 8 MS

F. g. 14.KM





F: 9. 15A



Fig, 15B

.




Fig. 15C





Fig. 151







Fig. 16.8







Fig. 16D










Fig. 16F








 \geq



































F19. 18A





F19.18B




F19 18C










226











402


350 First Pad Oxide Layer Fig. 21



90% 404 Psubstrate 350 Locos - Witride Mask and Etch 5V PNP 306 High Fr Layout 5V NPN 305 704

F19. 22B





Symmetrical 12 V CMOS

12V PM0S 309

12V NMOS 310

HOH Psubstrate 350 LOCOS - Witride Mask and Etch 100

352 350 404 Psubstrate LOCOS - Field Osidation Fig. 23A HOH 353

5V PM0S 301

51 NMOS 302

352

352

404

High Fr Layout

SV NON 305

5 V PNP 306

Fubstrate 350 35.2 40% 355 hoh.

2000s- Field Oxidation

F19.23B

Conventional Layout

SV NPN

SVPNP

355 F substrate 350 HOH hoh 355

LOCOS- Field Oxidation

Fig 23C

352 350 304 Lateral Trench DMOS substrate hoh . 352 ₹**** ny~•• 352 HOH

LOCOS - Field Cridation

Fig. 23D

ale. SOWN 121 Symmetrical 12 V CMOS 404 substrate 352 12 r PMOS 309 404

Locos - Field Oxidation

352 Psubstrafe 350 408 Second and Oxide Layer Frg. 24A 408 255

5V PMOS 301

5V NM0S 302

Substrate 350


20E AND 15 80% High FT Layout 80h SV NPN 305 355

Second Pad Oxide Layer

F19. 24B

352 Substrate 350 5V PNP 80h Serond And Oxide Layer Layout Fig. 24C Conventional 174 80H 5V NPN 352

30V Lateral Trench DMOS 308



Second Pad Oxide Layer

F19. 24D

12V PMOS 309 12V CMOS 710


Psubstrate 350 .408 352 soh

Second Pad Oxide layer

•

:


· .



Trench Hard Mask


Fr. 250

30V Lateral Trench DMOS 308




Sacrificial Oxide

30 V Lateral Trench DMOS 308



Trench Gate Oxide Fig. 2710


30 V Lateral Trench DMOS 308




Polysilicon - First Layer

٠,٠

30V Lateral Trench DMOS 308




30V Lateral Trench DMUS 308




•


- 30 V Lateral Trench DMOS 308



30V Lateral Trench DMOS 308





308 30V Lateral Trench DMOS





Interlayer Dielettric


30 V Lateral Trench DMOS 308


















30 V Lateral Trench DMOS 308


N Drist Implant - First Staye

F19, 360


30 V Lateral Trench DMOS 308





N Drist Impart - Second Stage Fig. 37 D




١.














30V Lateral Trench DMOS 308















30V Lateral Trench DMUS 308



5V NWell Implant - Second Stage Fig. 41D









5V WWell Implant - Third Stage


`.**i**



30 V Lateral Trench DMOS 308





5V N Well Implant - Third Stage




P substrate 350 5V PNP 306 386B 390 B High Fr Layout 826 5V NPN 305 340 B 438

12V P Well Implant - First Staye Fig. 43B







P Substrate 350 12V P Well Implant - Second Stage Frg. 44 B 5V PNP 306 E1 98 E 340 B High Fr Layout 438 5V NPN 305 390 R 438



.






l substrate 350 5V PNP 706 386 B 5V P Well Implant - First Stage 390 8 240 High FT Layout 120 5V NPN 305 390 A 3720

Conventional Layout


SY NPN

5V PNP



5V P Well Implant - First Stage Fig 45C

372F P substrate 350 0/2 NIMOS 3/0 5V P Well Implant - First Staye £ 386 390C 140 Symmetrical 12V CMOS 12V PMOS 309 12V (322E) 3808 440




High Fr Layout

Fsubstrate 350 5v PNP 306 386 B 396 13 140 5V NPN 305 ahh 390 A 372C


Second Stage SVP Well Implant -

5V PNP 306 Conventional Layout 5V NPN 305




5V P Well Implant - Second Staye

F19. 46C




30V Lateral Trench DMOS 308




Ç

5V PM0S 301

5V NM0S 302



12V NM0S 310 Symmetrical 12V CMOS 12V PMOS 309 12V



Planar Gate Oxide


Fig 48 E

Holynst Implant - First Stage Psubstrate 350 944 3906 372 A Threshold 9/14 354 A


5V NM0S 302

5V PM0S 301


/2V NM0S 3/0 Symmetrical 12V CMOS 12V PM0S 309



Threshold Adust Implant - First Stage




121 NMOS 310 Symmetrical 12V CMOS 12V PMOS 309 12V NM




Threshold Adjust Implant - Second Stage

5V PM0S 30/ 5V N

5V NM0S 302



12V NM0S 310 Symmetrical 12V CMOS 12V PMOS 309 12V




P substrate 350 3906 372A tolysellien. 3544 424

5V PM0S 301


51 NM0S 302

301 Lateral Trench DMQS 308




Polysilicon - Third Layer


Symmetrica / 12V CMOS 12VPMOS 309 12V NMOS 310




Polysilicon - Third Layer




30V Lateral Trench DMOS 308







Planar Gate Formation

F19 53E









N-Base Mask and Implant Fig. 54C


30V Lateral Trench DMVS 308




N-Base Mask and Implant FyD




30V Lateral Trench DMOS 308




30V Lateral Trench DMOS 308






12V PLDD Implant

018 SOMN 721 Symmetrical 12V CMOS 12V PMOS 309




12 V N-LDD Implant Fig 58 E




5V PNP 306 P substrate 350 394 3808 3868 799 High F Layout 5V NPN 305 766 390A 3720

5V P-LOD Implant

Conventional Layout



30V Lateral Trench DMOS 308



5V 1-100 1m

y


P substrate 350 5V NM0S 302 893 3768 340€ 3588 376A 372A 51 PM0S 301 354A 3584 894

SV N-LDD Implans

5V PNP 306 894 394 390 13 ₹ 98 € High F Layout 5V NPN 305 3904 372C 894


5V N-LOD Implant Fig 60B


P substrate 350




5V N-LOD Implant

30V Lateral Trench DMOS 308







30V Lateral Trench DMOS 308



12× NMOS 310 Symmetrical 12V CMPS 121 PMOS 309




Sidewall Spacers




P substrate 350 3645 3646 5V PNP 306 38% 390 B 386 B 476 High Fy Layout P+ Implant Flg. 628 5V NPN 305 91H 364E 390A 3726


P substrate 350 394 5 PNP 380 8 386 B Conventional Layout Pt Implant Fig. 62C 9LH 5V NPN 390A 3726 92h



30V Lateral Trench DMS 308

Pt Implant Fig. 620






High Fr Layout

5V NPN 305

5V PNP 306




N+ Implant Fig. 63B

824 SV PNP P substrate 350 398 3908 386B Conventional Layout 50 NPN 390 A 3726 470


Nt Implant Fig. 63C

30V Lateral Trench DMOS 308





Nt Implant Fig 630


12V NM0S 310 Symmetrica (12V CMOS 12V PMOS 309 12




N+ Implant Fig 63E













Interlayer Dielostric Deposition and


F19. 640












N-plus Maskand Implant



480 5V NM0S 302 390 G 372A 180 5V PM0S 301 354A 180

Psubstrate 350

High F. Layout

SOE NON 15

180


5V PNP 306

P-plug Implant


180 P substrate 350 394 SV PNP 340 8 3868 180 SVNPN 390A 312C 180

Conventional Layout


30VLatera (Trench DMOS 308



Symmetrical 12V cmos 12V PMOS 309 12V NMOS 310




P-plug Implant




Metal Layer Fig 67A

High F Layout




Metal Layer Fig. 678

Conventional Layout




Metal Layer Fig. 67C

30V Lateral Trench DMOS 308



Metal Layer Fig. 670



Metal Layer

Fig. 17V




Fig. 17W





Fig. 17×

Fig. 174






Fig. 172




Fig. 17 AA




Fig. 17 88




Fig. 17cc

